Analog Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The SL74HC4052 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input.When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS TTLoutputs.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V_{CC} - V_{EE})=2.0 to 12.0 V
- Digital (Control) Power Supply Range (V_{CC}-GND)=2.0 to 6.0 V

LOGIC DIAGRAM Double-Pole, 4-Position

Low Noise




PIN ASSIGNMENT

Yn D	:•	16] V _{CC}
¥2 [2	15 🛛 X2
γC	3	14) XI
¥3 [Ŧ	13 🛛 X
٩IC	5	12 🛛 Xð
ENABLE [ń	и 🗎 хз
VIIE [7	in [] ∧
VITE L GND [8	9 🛛 B

FUNCTION TABLE

Cor	Control Inputs			ON		
Enable	Select		Channels			
	В	А				
L	L	L	Y0	X0		
L	L	Н	Y1	X1		
L	Н	L	Y2	X2		
L	Н	Н	Y3	X3		
Н	Х	Х	None			
X = don't	care	-	-			





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND) (Referenced to V_{EE})	-0.5 to +7.0 -0.5 to +14.0	V
V _{EE}	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
V _{IS}	Analog Input Voltage	$V_{\rm EE}$ - 0.5 to $V_{\rm CC} {+} 0.5$	V
V _{IN}	Digital Input Voltage (Referenced to GND)	-1.5 to V_{CC} +1.5	V
Ι	DC Input Current Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{cc}	Positive Supply Voltage (Referenced to GND) (Referenced to V_{EE})		6.0 12.0	V
V_{EE}	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V
V _{IS}	Analog Input Voltage	V_{EE}	V _{CC}	V
V _{IN}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V
V_{IO}^{*}	Static or Dynamic Voltage Across Switch		1.2	V
$T_{\rm A}$	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	0 0 0	1000 500 400	ns

For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i. e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range indicated in the Recommended Operating Conditions.

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused Analog I/O pins may be left open or terminated.



System Logic Semiconductor

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) V_{EE} =GND, Except Where Noted

			V _{CC}	Guara	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V	25 °C to -55°C	≤85 °C	≤125 °C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel- Select or Enable Inputs	R _{ON} = Per Spec	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V_{IL}	Maximum Low -Level Input Voltage, Channel- Select or Enable Inputs	$R_{ON} = Per Spec$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
I _{IN}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{IN} = V_{CC}$ or GND, $V_{EE} = -6.0 V$	6.0	±0.1	±1.0	±1.0	μΑ
I _{cc}	Maximum Quiescent Supply Current (per Package)	$\begin{array}{l} \mbox{Channel Select} = V_{CC} \mbox{ or GND} \\ \mbox{Enable} = V_{CC} \mbox{ or GND} \\ \mbox{V}_{IS} = V_{CC} \mbox{ or GND} \\ \mbox{V}_{IO} = 0 \ V \qquad V_{EE} = GND \\ \mbox{V}_{EE} = -6.0 \end{array}$	6.0 6.0	2 8	20 80	40 160	μA

DC ELECTRICAL CHARACTERISTICS Analog Section

			V _{CC}	V _{EE}	Guara	nteed L	imit	
Symbol	Parameter	Test Conditions	V	V	25 °C to -55°C	≤85 °C	≤125 °C	Unit
R _{ON}	Maximum "ON" Resistance	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ or } V_{EE}$ $I_{S} \le 2.0 \text{ mA}(Figure 1)$	4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	Ω
		$V_{IN}=V_{IL} \text{ or } V_{IH}$ $V_{IS}=V_{CC} \text{ or } V_{EE}$ $(Endpoints)$ $I_{S} \le 2.0 \text{ mA}(Figure 1)$	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
$\Delta R_{\rm ON}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = 1/2 (V_{CC} - V_{EE})$ $I_S \le 2.0 \text{ mA}$	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
I _{OFF}	Maximum Off- Channel Leakage Current, Any One Channel	$V_{IN}=V_{IL} \text{ or } V_{IH}$ $V_{IO}=V_{CC}-V_{EE}$ Switch Off (Figure 2)	6.0	-6.0	0.1	0.5	1.0	μA
	Maximum Off- Channel Leakage Current, Common Channel	$V_{IN}=V_{IL} \text{ or } V_{IH}$ $V_{IO}=V_{CC^{-}} V_{EE}$ Switch Off (Figure 3)	6.0	-6.0	0.1	1.0	2.0	
I _{on}	Maximum On- Channel Leakage Current, Channel to Channel	$V_{IN}=V_{IL}$ or V_{IH} Switch to Switch = $V_{CC}-V_{EE}$ (Figure 4)	6.0	-6.0	0.1	1.0	2.0	μА



			V _{CC}	Gu	aranteed Li	mit	
Symbol	Parameter		V	25 °C to -55°C	≤85°C	≤125°C	Unit
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Channel-Select to Analog Output (Figures 8 and 9)			370 74 63	465 93 79	550 110 94	ns
t_{PLH}, t_{PHL}	Maximum Propagation Delay , Analog Input to Analog Output (Figures 10 and 11)			60 12 10	75 15 13	90 18 15	ns
t_{PLZ}, t_{PHZ}	Maximum Propagation Delay , Enable to Analog Output (Figures 12 and 13)			290 58 49	364 73 62	430 86 73	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay , Enable to Analog Output (Figures 12 and 13)			345 69 59	435 87 74	515 103 87	ns
C _{IN}	Maximum Input Capacitance, Channel-Select or Enable Inputs		-	10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O All Switches Off		-	35	35	35	pF
	Common O/I		-	80	80	80	
	Feedthrough		-	1.0	1.0	1.0	

AC ELECTRICAL CHARACTERISTICS (C_L =50pF,Input t_r=t_f=6.0 ns)

	Power Dissipation Capacitance (Per Package) (Figure 15)	Typical @25°C,V _{CC} =5.0 V, V _{EE} =0 V	
C _{PD}	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}{}^2 f + I_{CC} V_{CC}$	80	pF



			V _{CC}	V _{EE}	Limit [*]	
Symbol	Parameter	Test Conditions	V	V	25 °C	Unit
BW	Maximum On- Channel Bandwidth or Minimum Frequency Response (Figure 5)	$ f_{in} = 1 \text{ MHz Sine Wave} \\ Adjust f_{in} \text{ Voltage to Obtain 0 dBm at } V_{OS} \\ Increase f_{in} \text{ Frequence Until dB Meter} \\ Reads -3 dB \\ R_L = 50 \Omega, C_L = 10 \text{ pF} \\ $	2.25 4.50 6.00	-2.25 -4.50 -6.00	95 95 95	MHz
-	Off-Channel Feedthrough Isolation (Figure 6)	$\begin{split} f_{in} &= \text{Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at } V_{IS} \\ &f_{in} &= 10 \text{ kHz}, \text{R}_{L} = \!\! 600 \ \Omega, \text{C}_{L} \!\! = \!\! 50 \text{ pF} \\ &f_{in} &= 1.0 \text{ MHz}, \text{R}_{L} = \!\! 50 \ \Omega, \text{C}_{L} \!\! = \!\! 10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	-50 -50 -50 -40 -40 -40	dB
-	Feedthrough Noise, Channel Select Input to Common O/I (Figure 7)	$\begin{split} V_{IN} &\leq 1 \text{ MHz Square Wave } (t_r = t_f = 6 \text{ ns}) \\ \text{Adjust } R_L \text{ at Setup so that } I_S = 0 \text{ A Enable} = \\ \text{GND} \\ R_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \\ \\ R_L = 10 \ \Omega, \ C_L = 10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	25 105 135 35 145 190	mVpp
-	Crosstalk Between Any Two Switches (Figure 14)	$\begin{split} f_{in} &= \text{Sine Wave} \\ \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at } V_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{R}_{L} = 600 \ \Omega, \text{C}_{L} = 50 \text{ pF} \\ f_{in} &= 1 \text{ MHz}, \text{R}_{L} = 50 \ \Omega, \text{C}_{L} = 10 \text{ pF} \end{split}$	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	-50 -50 -50 -60 -60 -60	dB
THD	Total Harmonic Distortion (Figure 16)	$f_{in}=1 \text{ kHz}, R_{L}=10 \text{ k}\Omega, C_{L}=50 \text{ pF}$ THD = THD _{Measured} - THD _{Source} $V_{IS}=4.0 \text{ V}_{PP}$ sine wave $V_{IS}=8.0 \text{ V}_{PP}$ sine wave $V_{IS}=11.0 \text{ V}_{PP}$ sine wave	2.25 4.50 6.00	-2.25 -4.50 -6.00	0.10 0.08 0.05	%

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0.0 V)

* Limits not tested. Determined by design and verified by qualification.




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-U_P






Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-U_P



* Includes all probe and jig capacitance.








Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-U_P



* Includes all probe and jig capacitance.

Figure 5. Maximum On Channel Bandwidth, Test Set-U_P




* Includes all probe and jig capacitance.


Figure 7.Feedthrough Noise, Channel Select to Common Out, Test Set-U_P



System Logic Semiconductor







* Includes all probe and jig capacitance.

Figure 8. Switching Weveforms

Figure 9. Test Set-U_P, Channel Select to Analog Out





Figure 10. Switching Weveforms



* Includes all probe and jig capacitance.

Figure 11. Test Set-U_P, Analog In to Analog Out




Figure 12. Switching Weveforms






Figure 13. Test Set-U_P, Enable to Analog Out





* Includes all probe and jig capacitance.






Figure 15. Power Dissipation Capacitance, Test Set-U_p




Figure 16. Total Harmonic Distortion, Test Set-U_P

EXPANDED LOGIC DIAGRAM

